Abstract -Devices available in digital oriented CMOS processes are reviewed, with emphasis on the various modes of operation of a standard transistor and their respective merits, and on additional specifications required to apply devices in analog circuits. Some basic compatible analog circuit techniques and their related tradeoffs are then surveyed by means of typical examples. The noisy environment due to cohabitation on the chip with digital circuits is briefly evoked.
I. INTRODUCTION
HP HE EVOLUTION of scaled-down digital processes X will shift the boundary between digital and analog parts of systems [1] . However, analog circuits will remain irreplaceable components of systems-on-a-chip. Besides A/D conversion, they will always be needed to perform a variety of critical tasks required to interface digital with the external world, such as amplification, prefiltering, demodulation, signal conditioning for line transmission, for storage, and for display, generation of absolute values (voltages, currents, frequencies), and to implement compatible sensors on chip. In addition, analog will retain for a long while its advantage over digital when very high frequency or very low power is required.
Most of the limitations of analog circuits are due to the fact that they operate with electrical variables and not simply with numbers. Therefore, their accuracy is fundamentally limited by unavoidable mismatches between components, and their dynamic range is limited by noise, offset, and distortions.
For economical reasons, the analog part of a system-ona-chip must be fully compatible with a process basically tailored for digital requirements, and this with a minimum number of additional specifications. Section II will review all active and passive devices available in digital CMOS processes, together with the additional specifications needed to use them for implementing analog circuits. Some basic analog circuit techniques will then be described in Section III by means of typical examples. Finally, the problems related to the noisy environment due to cohabitation on the chip with large digital circuits will be briefly evoked in Section IV. 
II. DEVICES AVAILABLE FOR ANALOG CIRCUITS

A. Transistors
A clear understanding of the various ways of biasing a normal MOS transistor, and of their respective merits, is a key factor in the design of optimum analog subcircuits. 
These models only include the three most important device parameters required for circuit design P = |LtC ox W/L transfer parameter for strong inversion V T0 gate threshold voltage for V s = 0 n slope factor in weak inversion, which also describes approximately the effect of fixed charges in the channel in strong inversion. Its value depends slightly on V s [3] and ranges usually from 1.3 to 2.
K is a factor somewhat larger than 1, which connects weak and strong inversion. Its exact value has no importance in circuit design, since transistors in weak inversion must be biased at fixed drain current I D to avoid the very high sensitivity to U r = kT/q and V T0 for fixed gate voltage V G .
In This is only possible if slope factor n of weak inversion is not too large. These requirements are also favorable to analog circuits, since they allow a maximum value of transconductance g m which can be easily derived from (1) and (2) as and is approximately independent of drain current. It is inversely proportional to gate area, and very sensitive to process quality. It should therefore be eliminated by circuit techniques such as chopping or autozeroing [6]- [8] .
Both flicker noise and threshold mismatch are drastically reduced when the transistor operates in the lateral bipolar mode [4]. This is because the device is then shielded from all surface effects.
The respective qualitative specifications on transistors for digital and analog applications are summarized in Table I . An additional requirement for analog is a high value of output resistance which is approximately proportional to channel length. Designs should be made independent of the exact value of this parameter.
B. Passive Components
In digital CMOS circuits, passive components, namely capacitors and resistors, are only present as parasitics and should therefore by minimized. On the contrary, functional passive components of reasonable values and acceptable quality are required in most analog subcircuits.
Excellent precision capacitors can be implemented in a compatible way by using the silicon dioxide dielectric, provided both electrodes have a sufficiently low resistivity. Thin oxide gate capacitors are available in metal gate technologies, but they cannot be implemented in Si-gate processes without additional steps. For processes with a single polysilicon layer, the only reasonable choice is the capacitor between aluminum and polysilicon layers [9] , which usually achieves rather low specific values. Many modern technologies provide two layers of polysilicon that can be used as electrodes for the capacitors [10] . Good resistors of less than 100 8/sq. can be obtained in the polysilicon layer. Higher values of few kiloohms per square are possible by using the well diffusion, but these resistors are slightly voltage dependent, and they are always associated with a large parasitic capacitance. Lightly doped polysilicon resistors such as those used to implement quasi-static RAM's [11] achieve very high values but they have a very poor accuracy.
Most of the modern design techniques for analog circuits are based on ratios of capacitances or resistances, and therefore only require specifications on matching and linearity of passive devices. If absolute values are needed as well, data on spread, temperature behavior, and aging must be available, and must be ensured by periodic statistical measurements.
No floating diode is usually available, except the baseemitter junction of the bipolar transistor to substrate. Some special micropower processes offer a lateral diode in the polysilicon layer [12] .
III. BASIC ANALOG CIRCUIT TECHNIQUES
A. Optimum Matching
Most analog circuit techniques are based on the matching properties of similar components. For a given process, matching of critical devices may be improved by enforcing the set of rules that are summarized in Table II . These rules are not specific to CMOS and are applicable to all kinds of IC technologies. The relevancy and the quantitative importance of each of these rules depend on the particular process and on the particular device under consideration.
1) Devices to be matched should have the same structure. For instance, a junction capacitor cannot be matched with an oxide capacitor. This also means that the error due to parasitic junction capacitors cannot be compensated by adjusting the value of functional oxide capacitors.
2) They should have same temperature, which is no problem if power dissipated on chip is very low. Otherwise, devices to be matched should be located on the same isotherm, which can be obtained by a symmetrical implementation with respect to the dissipative devices.
3) They should have same shape and same size. For example, matched capacitors should have same aspect ratios, and matched transistors or resistors should have same width and same length, and not simply same aspect ratios. 4) Minimum distance between matched devices is necessary to take advantage of spatial correlation of fluctuating physical parameters. 5) Common-centroid geometries should be used to cancel constant gradients of parameters. Good practical examples are the quad configuration used to implement a pair of transistors, and common-centroid sets of capacitors.
6) The same orientation on chip is necessary to eliminate dissymmetries due to unisotropic steps in the process, or to the unisotropy of the silicon substrate itself. In particular, the source to drain flows of current in matched transistors should be strictly parallel. 7) Devices to be matched should have the same surroundings in the layout. This to avoid for instance the end effect in a series of current sources implemented as a line of transistors, or the street effect in a matrix of capacitors. 8) Using nonminimum size is an obvious way of reducing the effect of edge fluctuations, and to improve spatial averaging of fluctuating parameters.
Matching can be extended to the realization of non-unity n/m ratios by separately grouping m and n matched devices. A slight alteration of one or many devices is necessary when intermediate ratios are required.
B. Amplifiers
The basic configurations and tradeoffs related to the realization of amplifiers can be discussed with the example of a single-stage cascode OTA represented in Fig. 5 [13] .
Differential pair T x -T 3 converts the differential input voltage into a difference of currents which is integrated in load capacitance C L . These transistors can have minimum channel length since they are loaded by the high input conductance of current mirrors. Remaining design parameters are then channel width W and value of tail current 7 0 . Optimization of this input pair therefore amounts to choosing the best possible point in the (W, 7 0 ) plane, with respect to conflicting requirements. This plane is represented in Fig. 6 , with the limit between weak and strong inversion which corresponds to a given value of W/I Q . Low frequency 1// noise is reduced by increasing channel width (path 4) and by choosing the better type of transistor, which is usually a p-channel.
If input current can be tolerated, very low 1// noise and very high speed can be achieved by using transistors operated as lateral bipolars [4], [14] .
The maximum differential current available from the pair is equal to tail current I o> which puts a fundamental limit to slew rate. This problem can be circumvented by momentarily increasing current 7 0 by a fixed amount each time an input step is anticipated, which yields a dynamic amplifier [15] . It can also be increased by an amount proportional to the difference of drain currents to realize an adaptive bias [16] (Fig. 7) .
The overall transconductance of the amplifier can be multiplied by ratio A of mirror T 4 -7 8 , at the expense of a reduction in phase margin. Some of the mirrors can be avoided by using the folded cascode scheme [20] .
Cascode transistors T 9 and T lQ decrease the output conductance by a factor equal to g ms /g o . This is obtained without any noise penalty, and with only a very small reduction of phase margin. The resulting dc gain is thus higher than that of a two-stage noncascode amplifier which requires internal compensation. Gain may be further boosted by using double or triple cascode [19] , until it becomes limited by the direct conductance to ground due to impact ionization in the drain depletion layers.
The reduction of maximum output swing due to the cascode transistors can be minimized by careful design of the bias circuitry T n -T u -T ls -7\ 7 [13] , [20] . Drain voltages of transistors 7" 7 and T % can be made equal to their limit value K Dsat for saturation, independently of bias current. Maximum output swing is then only reduced by 4V Diait with respect to total supply voltage, which only amounts to about 400 rnV in weak inversion.
The circuit can be modified to provide differential output [20]. This doubles the maximum output swing, but requires a common mode feedback scheme.
All amplifiers based on a differential input pair suffer noise and speed penalties with respect to a simple CMOS inverter used as an amplifier with an adequate biasing scheme [21] . This kind of amplifier is furthermore free from any slew rate limitation. It represents a very attractive solution for very low power [7] or very high speed [22] applications, in spite of its poor intrinsic PSRR.
C. Switch and Sample -and -Hold
The realization of the analog switch, which is a very important component of CMOS analog circuits, is illustrated in Fig. 8 . A n-channel transistor is switched on by connecting its gate to the positive power line V B . However, its on-conductance g n comes to zero if potential V F at which the device floats is too high. The same is true if V F is too low for on-conductance g p of the p-channel transistor Output resetting can be obtained by additional switch S ri and many differential signals can be separately weighted and summed by repeating the input circuitry, as shown in dotted lines. These integrators may be damped at will by connecting one of these additional inputs to output.
They can be transformed into amplifiers with controlled gain, either by resetting the output at every clock cycle, or by deleting integrating capacitor C in a damped configuration.
E. Comparators
Comparators must usually achieve a very low value of input offset voltage. An excellent solution is obtained by removing integrating capacitor C in the basic integrator of Fig. 13b [31] . Any difference F /+ -V t _ will cause an output current to charge (or discharge) the parasitic output capacitance. The comparator thus behaves as an integrator of input error voltage, and sensitivity is proportional to the time alotted for comparison. It is ultimately limited by the finite dc gain of the amplifier. The speed-sensitivity ratio may be increased by achieving n th order integration along a cascade of n stages [26], as shown in Fig. 14. The effects of charge injection and switching noise may be virtually cancelled by sequentially opening switches S x to S n before toggling switch S o : When S x is opened first, charge injection and sampled noise cause an error voltage across C x . Since switch S 2 is still closed, a compensation voltage appears across C 2 after equilibration. The same is true when S 2 to S n _ l are then opened sequentially. The 
F. Voltage and Current References
The realization of absolute references must be based on intrinsic physical values, in order to reduce their sensitivity to process variations.
The various "built-in" voltages provided by silicon are represented in Fig. 15 . They can be extracted by adequate circuits to implement voltage references.
Thermal voltage V T -kT/q^ proportional to absolute temperature (PTAT), can be extracted by two MOS transistors operated in weak inversion with different current densities, as shown in Fig. 16 [3 Fig. 17 [36] . Transistor 7\ is n-channel with a normal n + -doped silicon gate. Transistor T 2 is also Base-emitter voltage V BE of bipolar transistors is not really a physical parameter, but it only depends very slightly on the process. The difference &V BE of two bipolars operated at different current densities is strictly proportional to kT/q. After multiplication by an adequate factor, it can be added to V BE to obtain a voltage of value V G0 independent of temperature. This principle of bandgap reference is well known in bipolar technology, and can be applied to the bipolars available in CMOS technology.
Weighting and summing V BE and bV BE can be achieved by the SC circuit shown in Fig. 18 , which is derived from the integrator of Fig. 13(b) [23] 
IV. ANALOG CIRCUITS IN A DIGITAL ENVIRONMENT
If no precaution is taken, the dynamic range of analog circuits will be limited by the noise generated by digital circuits operating on the same chip. This problem is specially accute for sampled circuits which fold down highfrequency noise components by undersampling.
Coupling may occur through power lines, current in the common substrate, capacitive links, and possibly by minority carriers that are released when digital transistors are being blocked.
Various provisions can be suggested to improve the situation: Utilization of separate power lines, including pads, bondings, and possibly pins. Implementation of power supply filters or regulators. High value of PSRR, also at high frequencies for sampled circuits; care must be taken not to destroy the PSRR of amplifiers by the additional circuitry. Systematic implementation of fully differential structures. Avoidance of large current spikes in digital circuits, and of any digital transition during critical analog tasks. Provision of maximum distance on chip to digital lines, and of separate clean clocks for analog circuits. Critical nodes should be shielded from substrate and from digital lines by adequate layers, and analog circuits can be separated by special wells that collect parasitic minority carriers. Processes that provide an epitaxial layer on a highly doped substrate, to improve immunity to latch-up, allow to drain all parasitic currents to substrate.
V. CONCLUSION
Thanks to the versatility of the CMOS technology, all kinds of analog circuits can be combined on the same chip with digital circuits, without any process modification. However, additional parameters need to be specified and guaranteed, the number of which depends on the type of function and on design cleverness.
A standard MOS transistor can be operated in various modes which have their respective merits. Weak inversion provides maximum values of gain and signal swing, and minimum offset and noise voltages. Strong inversion is required to achieve high speed, and provides minimum relative values of offset and noise currents. The lateral bipolar mode exhibits excellent matching properties and very low 1// noise, and can be used to implement a variety of schemes previously developed for normal bipolars transistors.
Mismatch of active and passive devices represents a major limitation to the accuracy of analog circuits. It can be minimized by respecting a set of basic rules. Designs must be based on sound concepts that take maximum advantage of all available components.
Single-stage cascoded OTA's should be preferred to multistage amplifiers. Their optimization amounts to choosing the best possible compromise with respect to various conflicting requirements. The excellent performance of the MOS transistor as a switch and the availability of highquality capacitors are key elements in the implementation of a variety of analog functions. The elementary sampleand-hold that is made possible by the absence of any dc gate control current can be used to reduce low-frequency noise and to compensate offset. Its major limitation is due to charge injection from the switch, which can be evaluated and partially compensated by an adequate strategy.
Accurate absolute references are very critical circuits which must be based on intrinsic physical values to achieve low sensitivity to process. This is possible for voltage references, from which current references can be derived by applying Ohm's law.
Precautions must be taken to avoid degradation of analog performances by the noise generated by the digital part of the chip. 
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